Abstract-Switching noise generated by digital circuits can degrade analog circuit performance in mixed-signal integrated circuits (ICs). In an analog-to-digital converter (ADC), one major source of switching noise is digital output drivers. Traditional methods for mitigating this problem mostly have been to isolate the analog and digital circuits to minimize digital noise coupling into sensitive analog nodes. This paper presents two fully digital and adaptive algorithms, which find and cancel errors due to switching noise coupling at the output of an ADC without using noise sensors. To demonstrate the operation of these algorithms, a 12-bit, 40-MS/s pipelined ADC has been designed and fabricated in 0.18-µm CMOS process. The system consists of an ADC with its own output drivers, and eight other independent digital output drivers (noise buffers) that can be programmed to produce four different kinds of switching noise. The switching noise cancellation (SNC) algorithm estimates noise parameters and stores them in look-up tables. At the ADC output, the effects of switching noise are digitally removed to recover the input samples. Test results show that the ADC achieves a signal-to-noise-and-distortion-ratio (SNDR) of 64.9 dB with all of the noise-generating buffers off. With the noise buffers on, the worst case SNDR before and after SNC is 51.9 dB and 63.7 dB, respectively. Index Terms-Additive noise, analog-to-digital converter, background adaptive noise cancellation, digital switching noise, least-mean-square (LMS) estimation, maximum-likelihood estimation, multiplicative noise, noise-induced gain error, pipelined analog-to-digital converter (ADC), power supply bounce, simultaneous switching noise (SSN), substrate noise.
because of switching noise coupling from the digital side [1] . In many mixed-signal IC designs, digital output drivers are a dominant source of switching noise because they are large in size and tend to switch simultaneously [2] , [3] . Cases of switching noise degrading the performance of ADCs have also been reported [4] [5] [6] [7] .
Switching noise can couple to the analog signal path in several ways. For example, with a differential amplifier whose analog power supplies contain switching noise, an input-independent, additive noise component can appear in the differential output through device mismatch. Even with perfect matching, when the differential input is not zero, switching noise can appear at the output as a multiplicative noise component (i.e., the input is multiplied by scaled noise) [8] by coupling to the bias and modulating the small-signal parameters of the amplifier, such as the transconductance and output resistance or by varying the transistor's threshold voltage [9] . Also, with a differential sampling circuit that consists of transistor switches and sample capacitors, if switching noise is present in the substrate, this noise can couple to the circuit through parasitic capacitances that exist between the substrate and the top plates of the sample capacitors. If the differential paths are mismatched, an additive noise component appears at the output. Without the mismatch but with a nonzero differential input, a multiplicative noise component can appear at the output. The value of this multiplicative component depends on both the input and the noise [10] because the parasitic capacitance that links the substrate to the top plates of the sample capacitors contains junction capacitance that is input dependent.
A common method for mitigating the effects of switching noise has been to isolate the analog and digital circuits to minimize digital noise coupling into sensitive analog nodes. Isolation methods include large physical separation [11] , the use of guard rings [12] , [13] , and the use of special process steps such as deep N-wells [2] , [13] [14] [15] . While these methods can reduce the effects of switching noise coupling through the substrate, they increase die area and cost. Also, differential structures can reduce noise coupling effects by rejecting commonmode noise [3] .
Finally, active noise minimization techniques have also been reported [9] , [10] , [16] , [17] . In [10] , negative feedback, substrate noise sensors, and dummy digital switches are used in a loop to cancel substrate noise but are limited to use with highly doped substrates. In [17] , a spiral inductor feeds the detected noise signal on the digital power supply forward to an am-0018-9200 © 2014 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. plifier that produces an out-of-phase noise current to drive the substrate, but this technique is limited by the opamp bandwidth. To overcome these limitations, this paper presents a fully digital and background adaptive noise canceling technique that reduces the effects of switching noise coupling from digital buffers at the output of a pipelined ADC without noise sensors.
This paper is organized as follows. Section II briefly reviews the mechanism of switching noise generation. Section III shows a model of a pipelined ADC with switching noise. Section IV describes two algorithms that find and cancel the effects of switching noise due to digital output buffers. Section V presents the design of the prototype and its test modes. Then, measured results from the prototype chip are shown in Section VI, and finally, Section VII gives a conclusion.
II. GENERATION OF SWITCHING NOISE
Standard CMOS logic has non-constant power supply and ground currents. With nonzero supply and ground inductances, these currents cause switching noise on the digital power supply and ground lines. This switching noise can inject into the substrate and often becomes the dominant source of switching noise [18] [19] [20] . Furthermore, if the power supply and ground are shared between analog and digital circuits, direct noise coupling occurs through the supplies.
Let denote the switching noise voltage sampled by an analog circuit at time index . Table I shows the transitions  of an inverter output and the corresponding , which is zero when the inverter's output is constant and nonzero otherwise. The magnitudes of the noise voltages and are not equal in general. Although every digital gate contributes switching noise, the largest gates contribute most of the noise in practice. In this work, the prototype includes large on-chip digital output buffers that are the dominant source of switching noise. For the remainder of this paper, these output buffers will be referred to as the noise buffers. Fig. 1 shows a block diagram of a general pipelined ADC with stages and with switching noise. As in a conventional pipelined ADC, each stage has an analog input and a low-resolution digital output . Also, each stage except the last produces an analog output that is the stage's amplified quantization error. However, unlike in a conventional model, each stage also has a noise input to model the effect of undesired switching noise. An expanded view of stage is also shown in Fig. 1 . As mentioned in Section I, switching noise couples to the stage's bias voltages and supplies, introducing a multiplicative component that depends on the noise and the stage input. The model represents this effect as a multiplication in Fig. 1 of the analog residue and the scaled noise . The scale factor depends on processing and layout characteristics and is usually unknown. Switching noise also couples to the analog input of the stage, introducing an additive component that is independent of the stage input. The model represents this effect as an addition in Fig. 1 where the scaled noise adds to the term . Like , scale factor is unknown. The result is the modified residue :
III. PIPELINED ADC WITH SWITCHING NOISE
The term in (1) is a noise-induced gain error denoted by that multiplies . A non-constant introduces intermodulation tones in the ADC output by multiplying with the ADC input and stage residues. Because a residue contains a coarsely quantized version of the ADC input, it contains all harmonics of the input. As a result, the intermodulation tones in the ADC output appear at frequencies that are products of the harmonics and the noise. The general result of this effect has been shown in [8] . Moreover, a nonzero average of scales the ADC input, causing an overall ADC gain error, while a nonzero average of for introduces an interstage gain error between stages and , degrading the ADC's linearity. The term in (1) is an additive noise error denoted by . A nonzero introduces an additive noise component in the ADC output that reduces the ADC's dynamic range without degrading linearity if the ADC has a sufficient correction range in every stage. Next, two switching noise cancellation algorithms are presented. One finds and cancels , and the other finds and cancels .
IV. ALGORITHMS FOR SWITCHING NOISE CANCELLATION
A. Three-Stage Switching Noise Cancellation Fig. 2 shows a block diagram of switching noise cancellation (SNC) at the output of the ADC. The ADC has a gain of 2 in each stage (i.e., in Fig. 1 ), and the cancellation is done off chip using the digital outputs from each stage and the binary outputs from the on-chip noise generator and buffers shown in the dotted box labeled as 'On Chip'. First, multiplicative SNC is performed in the first three stages because testing shows that SNC in these stages yields significant performance improvement. The number of stages is found empirically and was not predicted by simulation. The details for stage 3 are shown in the dashed box labeled as 'Mult. SNC'. Let be the digitized residue output from stage 3, which is obtained after digital correction to remove redundancy from . Then, is scaled by 0.5 and added to to obtain the digitized residue output from stage 2 before the noise error is corrected. In the analog part of the pipeline as shown in Fig. 1 Next, additive SNC is performed. The details are shown in another dashed box labeled as 'Add. SNC'. The additive noise terms from all the stages are canceled together through the term , which is an estimate of the sum of the input-referred for all the stages, assuming the correction range is not exceeded in any stage. Under this condition, all interstage offsets and additive noise errors can be referred to the ADC input without introducing nonlinearity [21] . Then the new ADC output is used to update all the estimates of the noise-induced gain error and the estimate of the total additive noise error . The values of these estimates are stored in lookup tables implemented using RAMs as described in the next section.
The correction procedures described here do not correct for the higher-order terms that stem from interactions between and in each stage (e.g., for and ). Testing reveals that these terms are below the resolution of the ADC in this work and can be ignored.
From an implementation standpoint, the delay from to needs to be less than one conversion cycle , assuming the digital correction introduces no delay. Since three stages of SNC addressed by a vector formed by a shift register's contents, , which consists of the 3 most-recent outputs of the noise buffers before the sampling instant of stage 3 in the ADC. Each period, an addressed value is updated and used to compute a new .
are used in the prototype, three multipliers and four adders are present in the critical path. Ignoring the 1/2 scale operations between stages, each of these seven arithmetic functions needs to be completed within or 3.6 ns for 40 MS/s conversion rate, assuming equal partitioning of the allowed delay.
B.
Lookup Table   Fig . 3 shows a diagram of a RAM used as a lookup table that stores the values of , and a shift register that addresses the RAM. The shift register input is , which is the digital output of the noise buffers. The shift register contents form a vector of three one bit signals labeled as , which addresses the RAM (i.e.,
). The width of is three bits because testing shows that the duration of the noise transient affecting a single stage is between two to three clock periods long. A longer transient requires a wider address, increasing the RAM size. When the noise buffers and the ADC are synchronous, comes from the three most-recent outputs of the noise buffers before the sampling instant of stage 3, and each sample of consists of 3 consecutive values. Each sample period, an addressed value is read out of to compute a new value of . Thus, the lookup table  allows to be a general nonlinear function of . One RAM lookup table corrects for the noise-induced gain error in one stage for one digital noise source. As a result, the total memory required for correction increases not only with the duration of the noise transient, but also with the number of significant and distinct digital noise sources. Since the outputs of a digital noise source (i.e., ) are known, noise sensors are not needed, and scaling in advanced technologies reduces the cost of integrated memory.
The use of a shift register here operating at the ADC conversion rate to detect the noise pattern is limited to noise that comes from a digital circuit operating at the same rate as the ADC. When the digital circuit operates at a faster rate than the ADC but is still synchronous with the ADC's sample rate, the shift register needs to operate at the faster rate to capture the entire noise pattern. Then the shift register output can be down sampled to the ADC's output rate so that the lookup table is updated at the same rate as the ADC output. If the noise comes from an asynchronous source, the noise pattern detected by the shift register does not provide enough information to determine the effect of the noise because asynchronous noise can occur at any time during the conversion period. Fig. 4 shows a block diagram that updates the estimate of the noise-induced gain error in stage 3, , using an adaptive maximum-likelihood method that follows a methodology developed by Bell and Sejnowski [22] . (See also [23] , [24] .) The algorithm assumes the ADC input and the noise are independent, and the root-mean-square (RMS) noise is less than the RMS input.
C. To Update
The adaptation process begins with , which is the corrected ADC output. If is properly adjusted, contains no information about the noise-induced gain error in stage 3, . However, if is not properly adjusted, contains information about that error. Furthermore, the most significant bits in produced before stage 3, and , do not give any information about . To avoid interference that would delay the time when convergence would be reached, and are combined and subtracted from . After the subtraction, an estimate of , which is the digitized input to stage 3, is produced as . For stages 1 and 2, and , respectively. Next, is squared, and the squared value is divided by , which is the mean-square value of or . For simplicity, is assumed to be a known constant here. Then 1 is subtracted from that ratio, and the result is scaled by a small factor , producing (2) The signal in (2) is used to update one location in as determined by , which is a vector of three consecutive outputs of the noise buffers as described in Section IV-B. Let denote the signal that is used to update in . For each that addresses , the average value of converges to 0 when the mean-square value of the corresponding samples in converges to (i.e., if ). To update , the present value of is summed with . The summer output is delayed and then written back to in the same location addressed by to complete the update. This whole structure sits in a negative feedback loop. The RAM, the summer and the delay form a code-dependent accumulator, which has infinite DC gain. The gain and the negative feedback work together to drive to 0 on average for all . Then, the estimate overcomes the effect of , and if . In this section, is assumed known. However, in practice, it has to be found. So, is replaced by its estimate next, and the conversion from to is ignored for simplicity. Since the feedback is negative and the loop contains an accumulator (Accum) that operates on , the average value of is driven to 0. When that happens, the ratio is forced to converge to 1 on average. Then, as shown in the next section, when converges to its true value also converges to its true value . Because and interact with each other, convergence of these two loops is a concern. The next section gives a required condition for convergence.
D. To Update

E. Convergence of and
This section gives an intuitive explanation of a condition required for convergence. First, the two loops and in Fig. 5 are coupled in the sense that depends on and depends on . Therefore, reducing the error in reduces the error in and vice versa. A condition that allows one of the loops to sometimes work independently of the other is as follows. When the RAM address contains either all 0's or all 1's, the output of the noise buffers has been constant, and no noise is present in . So, is not updated under this condition. (Instead, and are set to 0.) As a result, and is inactive in the noiseless cases, giving a chance to reduce the error in , independent of . To show the error in is reduced when contains either all 0's or all 1's, let , where represents the error in that is independent of before convergence is reached. Also, let . Then (3) becomes (4) Because drives (Section IV-D), , which can be approximated 1 
2) The RMS noise is smaller than the RMS input.
3) The RAM address sometimes contains either all 0's or all 1's (i.e., ). Fig. 6(a) shows the adaption process for finding the estimate of the sum of the input-referred additive noise errors, . The subscript 0 indicates the error terms are summed and input referred. Testing reveals that cancellation in the first three ADC stages is sufficient and more stages yields insignificant additional improvement. Similar to in Section IV-B, is a vector that contains the four most-recent outputs of the noise buffers before the sampling instant of stage 3. Four bits are needed here because the total duration of the noise transients affecting the first three stages together is one clock period longer than for a single stage.
F. To Update
The estimate is found by a RAM-based LMS adaptation loop such as the one in [25] , which can be viewed as an implementation and extension of the general concept of noise cancellation in [26] . The loop begins with the corrected ADC output and updates in at a location addressed by each sample period. When overcomes the effect of , and if the higher-order terms described at the end of Section IV-A are ignored.
If the ADC input contains a nonzero DC component, all values in the RAM contain this component. Also, the ADC's input-referred offset adds to the input at DC. Let denote the sum of the nonzero DC component in and . Because is in all RAM values and these values are subtracted from the ADC output, the algorithm introduces a DC null in the frequency spectrum of . To overcome this problem, a modified algorithm is used. Fig. 6(b) shows the modification where denotes the ADC output with a DC null. Also, the modification includes a new register and an extra summer. When contains either all 0's 1 The approximation here is done by using Taylor series expansion that if . Because Taylor series expansion is valid on every sample of and , it is also valid on the ensembles of and . Fig. 6(b) only during the noiseless cases. The value of is read out of the register and added to every sample of to produce a new that does not have a DC null. This technique removes the additive noise errors introduced by switching noise coupling, but it does not remove the ADC offset. To remove the offset, other calibration methods such as the one in [27] can be used.
G. Area and Power Dissipation Estimates
In practice, division in (3) can be avoided for simplicity by using rather than , where (5) This simplification makes the adaptation process in Section IV-D converge more slowly for the same step size because in (5) is smaller than in (3) for . However, implementation with (5) avoids a numerical problem in (3) when , and increasing introduces more steady-state variation in . Starting with a large value of and reducing as the adaptation approaches convergence gives both fast convergence and small steady-state variation but was not done in the prototype. With this simplified implementation, Table II shows the estimated die area and power dissipation of the proposed 3-stage SNC blocks if implemented in a 0.18 m CMOS technology at a conversion rate MHz.
V. PROTOTYPE Fig. 7(a) shows a block diagram of the floor plan of the prototype chip. The pipelined ADC's outputs are driven off chip through small drivers at the bottom of the figure. A bank of eight large and identical noise buffers whose gates are connected together is included at the top of the figure. A noise buffer is a digital output driver that consists of four tapered inverters. Furthermore, to ensure the noise buffers are the dominant source of switching noise, the ADC output is down-sampled on chip by a factor of six, reducing the required number of ADC drivers. Finally, by connecting the power supply of the noise buffers to the contacts of an N-well adjacent to the first pipeline stage, significant switching noise couples to the ADC via the substrate.
To demonstrate SNC, all the noise buffers are driven by the same input that is synchronous to the ADC through a multiplexer (MUX) that selects one of four noise sources: an external source (External), a random number generator output (RNG), an ADC output without scrambling (Data), or the same ADC output with scrambling (Data xor RNG) [28] . The ADC output used for noise coupling is a raw digital output from the first stage in a 1.5 bit per stage pipeline. This binary output is 1 when the ADC input is greater than the comparator threshold and 0 otherwise, where denotes the input full-scale voltage of the ADC. Scrambling is done by 'XORing' this ADC output bit with a random binary signal. Finally, the external source generates a square wave to provide a periodic noise pattern. Fig. 7(b) shows the corresponding die photograph of the prototype chip, which was fabricated in a 0.18 m CMOS process on a lightly-doped substrate. The area of the chip is 25 mm . The pipelined ADC consists of 12 1.5 bit stages followed by a 2 bit flash converter. The active area of the ADC is 3 mm . The bank of noise buffers is on the top side of the chip. The locations of the first pipeline stage and the noise-injected N-well are also shown.
VI. MEASURED RESULTS
All measured results come from the simplified implementation described in Section IV-G. The conversion rate of the prototype is limited by the settling time of the interstage amplifiers in the pipelined ADC and is set to 40 MS/s in the tests below except where stated otherwise. Fig. 8 shows three integral-nonlinearity plots: without switching noise (top), with periodic switching noise injected into the N-well before SNC (middle), and with this noise after SNC (bottom). In this paper, all the code density tests [29] have a resolution of 12 bits and use an input amplitude that covers about 90% of the full-scale range. The other 10% of the range is saved to accommodate the switching noise without exceeding the full-scale range. A similar approach has been used previously when dither has been added to the input [30] . Without switching noise, the noise buffers are inactive, and the maximum magnitude of the INL in the top plot of Fig. 8 is about 0.7 LSB. With periodic noise, the maximum INL in the middle plot increases to 2.3 LSB. The main observation here is that the INL pattern resembles the pattern caused by interstage gain errors. This result stems from the fact that noise-induced gain error changes the effective gain applied to the stage input. Also, the middle INL plot has a downward trend in the regions from code 0 to 1500, code 1500 to 2500, and code 2500 to 4000 with vertical jumps upward at codes 1508 and 2591. This downward trend shows the effective interstage gain between the first and second stages is greater than the ideal value of 2 due to the switching noise. This effective gain error corresponds to the average value of because scales the analog residue output from stage 1 (and scales the ADC input), as described in Section III. After SNC, the maximum INL in the bottom plot of Fig. 8 is about the same as in the case without noise. Fig. 9 shows three FFT plots: without switching noise, with periodic switching noise before SNC, and with this noise after SNC. In all three cases, the conversion rate MS/s, and the input frequency kHz. Also, because the output is down-sampled on chip by a factor of 6, the x-axes on the plots extend to half the down-sampled conversion rate, MHz. Since the ADC output is down-sampled in this project, the noise cancellation (i.e., multiplication and subtraction to compute in Fig. 2 ) is performed at the down-sampled rate, and the RAM updates are also performed at that rate. Without switching noise as shown in the top plot of Fig. 9 , the SNDR and SFDR are 64.9 dB and 84.3 dB, respectively. With all eight noise buffers turned on, switching noise appears and the SNDR and SFDR degrade to 54.5 dB and 58.8 dB, respectively. The switching noise here is generated by switching the noise buffers with a square wave at a frequency , which is 1/3 of the downsampled conversion rate, MHz. Although higher-order noise tones may be hidden in the FFT plot by the choice of , the chosen frequency allows for large noise coupling to the ADC after down-sampling. Because is 1/3 of the down-sampled conversion rate, 2/3 of the down-sampled ADC outputs are affected by and transitions of the square-wave noise. The remaining 1/3 of the ADC outputs correspond to the noiseless samples required by the convergence condition specified in Section IV-E. With this noise, the main difference between the two top plots appears at frequencies labeled as . The tone at stems from additive noise and appears at MHz. The tones at stem from intermodulation between the harmonics of the input at and the switching noise at (e.g., and ). Also with noise, input harmonic tones (e.g., ) appear because switching noise causes interstage gain errors as explained with the INL plots in Fig. 8 . After SNC, the intermodulation tones and other undesired noise components are suppressed as shown in the bottom plot of Fig. 9 . The SNDR and SFDR in the bottom case become 64.9 dB and 84.2 dB, respectively. SNC suppresses periodic noise in the prototype generated by noise buffers operating synchronously with the ADC for all frequencies up to half the sampling rate under the assumptions stated in Section IV-E.
A. Periodic Noise
The top of Fig. 10(a) shows measured plots for the estimates of the noise-induced gain errors in the first three stages, , versus time, where indicates stage 1, 2, and 3. The values of are plotted in % and range from % to % after convergence. For each stage, the solid curve corresponds to switching the noise buffers from right before the sampling instant of the first ADC stage, and the dotted curve corresponds to transitions at the same instant. The bottom of Fig. 10(a) shows the corresponding plots for the estimates of the mean-square values of the digitized stage inputs, for , versus time. The values of these estimates are plotted in % of , which is the mean-square value of a sinusoidal input that covers the full-scale input range. The values of these estimates range from 1.5% to 81% after convergence.
In general, the convergence time of depends mainly on the occurrence of noise samples at the ADC output; convergence is faster when noise samples occur more frequently. Also, converges faster than because is always updated with every sample of in (3), and is only updated when a noise transition occurs. Fig. 10(b) shows three measured plots for the estimate of the input-referred additive noise error versus time. The first two plots are for , where the solid curve is for transitions right before the sampling instant of the first ADC stage, and the dotted curve is for transitions at the same instant. Both plots include the estimated DC component at the ADC input (about % of full scale). The third plot is dashed Fig. 11 . SNDR versus the number of stages in which SNC is applied, for the periodic-noise case.
and shows
. The values of are plotted in % of full scale and range from % to about % after convergence. This estimate converges within 3 seconds for MS/s and for a step size . In the periodic-noise case, the effective noise-induced gain error can be calculated from Fig. 10 (a). Both and transitions affect the ADC output once every three samples because is 1/3 of the down-sampled conversion rate. From Fig. 10(a) , the estimated values of for and transitions are about 0.45% and 0.30%, respectively. Thus their average value is about % % %, which is about the same as the calculated inferred from the measured INL plot % . Fig. 11 plots the SNDR versus the number of stages with SNC. When , only the first stage is corrected. When , the first three stages are all corrected, and the SNDR is the same as without noise; therefore, no further correction is needed. An overall improvement of 10 dB is seen. About 7 dB of this improvement comes from correcting just the first stage. Fig. 12 shows three FFT plots: without deliberately injected switching noise, with switching noise that comes from the random number generator before SNC, and with this random noise after SNC. Again, kHz. Without switching noise, the noise buffers are turned off and the SNDR and SFDR are 64.9 dB and 84.3 dB, respectively. With all eight noise buffers driven by the same random noise, the noise floor is raised, degrading the SNDR to 51.9 dB (3 dB worse than with periodic noise). Also, the SFDR falls to 75.3 dB, which is about 17 dB higher than with periodic noise because the random noise is white, unlike the periodic noise. Since the noise is white, every switching pattern, , is equally likely. So, each pattern occurs one in eight samples on average, and a noiseless pattern ( or ) occurs one in four samples on average. Finally, SNC reduces the noise floor and restores the SNDR and SFDR to nearly their levels without switching noise. just below the solid curve represents the case with noise and with SNC. The ADC input is sinusoidal at kHz in all cases. Turning on the noise without SNC introduces a smaller penalty at 5 MS/s than at 40 MS/s. For example, in Fig. 13(a) , the lower, dashed plot with noise but without SNC shows the SNDR at 5 MS/s is about 13 dB higher than at 40 MS/s. Also, in Fig. 13(b) , the SFDR at 5 MS/s is about 15 dB higher than at 40 MS/s. The smaller penalties stem from the fact that the transients introduced by the noise have enough time to decay to insignificant levels between samples at 5 MS/s. Furthermore, in Figs. 13(a) and (b) , the SNDR and SFDR at 20 MS/s in the dashed plot are about 3 dB worse than at 40 MS/s. This higher penalty at a lower frequency shows that the noise transients do not always add constructively with increasing frequency. Finally, for the periodic-noise case, turning on SNC just about restores the performance to the original levels. For the TABLE III  PERFORMANCE SUMMARY random-noise case, turning on SNC restores the performance within 2 dB of the original levels.
B. Random Noise
The periodic-noise case converges faster than the randomnoise case (e.g., 120 k samples versus 1 M samples) because periodic noise always drives the error function (3) in the same direction until convergence is achieved. In the randomnoise case, convergence requires more samples to average out the random fluctuation in the error function, unlike the periodic-noise case.
C. ADC Output Noise With Scrambling
For this case, the noise is caused by an output bit from the first ADC stage with scrambling that drives all 8 noise buffers. Scrambling is required because the noise is otherwise input dependent, and the SNC algorithm is not effective in that case. The noise without and with scrambling will be referred to as unscrambled and scrambled noise, respectively. The scrambled noise does not generate harmonic tones, but the noise floor in the FFT plot (not shown for brevity) rises. This effect stems from a whitening of the noise floor provided by scrambling, similar to the random-noise case shown in Section VI-B. Also, because the ADC output bit that drives the noise buffers changes so slowly that insignificant noise is generated with kHz, is increased to 9.112 MHz here. This input frequency is about 100 times higher than in the previous cases and is chosen so that the performance degradation with noise and without SNC is similar to that in the periodic-noise case. MHz.
Fig. 14 shows four plots of SNDR versus in log scale for MS/s. The x-axis extends to the Nyquist frequency, 20 MHz. The solid curve is without noise. The SNDR in that case drops after about 10 MHz because of jitter on the sample clock. The other three cases are with noise. The dashed curve is with unscrambled noise and without SNC. The SNDR falls monotonically with increasing in this case. This trend stems from the fact that increasing causes the ADC outputs to change more frequently and introduce more noise, degrading the SNDR. Since SNC is not helpful without scrambling, the case with unscrambled noise and with SNC is omitted in Fig. 14 . The last two cases are with scrambled noise. The case without SNC is at the bottom of Fig. 14 in the dash-dot curve, and the case with SNC is second from the top in the dotted curve. With scrambled noise and without SNC, the level of noise does not depend on the input frequency . In this case, the SNDR is about the same as with random noise, which is about 11 dB down from the case without noise. With scrambled noise and with SNC, the SNDR is within 2 dB of the case without noise. Table III summarizes performance. This work shows that the additive and multiplicative noise errors caused by switching noise in a pipelined ADC can be found and canceled at the output using a digital background adaptive technique. The proposed technique does not require noise sensors, and this technique is mainly useful when the noise is dominated by the activity of a small number of digital signals. In practice, this technique may be combined with the traditional strategies such as guard banding and physical separation to minimize the cost of noise reduction in area and power dissipation.
VII. CONCLUSION
